Skip to content
View halidaltuner's full-sized avatar
🏠
Working from home
🏠
Working from home
146 followers · 104 following

Organizations

@OpenKorProject

Block or report halidaltuner

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
halidaltuner/README.md

Hi, I'm Halid 👋

Principal Platform Architect at Kloia, an AWS Premier Partner. I design and build cloud platforms, Kubernetes/OpenShift environments, and AI/LLM infrastructure. Previously CTO and co-founder in defense tech and IIoT.

🔭 What I'm working on

  • OpenKor - open-source KVM/libvirt web management platform
  • spacectl - read-only macOS terminal app for disk usage analysis
  • Platform engineering, landing zones, and DevSecOps consulting at Kloia

🛠 Stack

Languages: Go, Rust, C/C++, Python, Ruby Platforms: Kubernetes, OpenShift, AWS, GCP, OpenStack, Linux/BSD Focus areas: Platform Engineering, Cloud Migration, DevSecOps, HPC, AI/LLM Architecture, Network Security (DPI, DPDK/VPP), IoT/IIoT

✍️ Writing

I write about infrastructure, cloud, and systems at halid.org and on the Kloia blog.

Profile views

🧰 Badges

Go Rust Python C Kubernetes OpenShift AWS GCP OpenStack Linux Terraform

📫 Reach me

Popular repositories Loading

  1. spacectl spacectl Public

    A simple, read-only macOS terminal app to help you figure out what is taking up space on your disk.

    Go

  2. halidaltuner halidaltuner Public

  3. kloia-rv32im kloia-rv32im Public

    Kloia RV32IM — a 32-bit RISC-V (RV32IM) core on the Tiny Tapeout sky130 shuttle, built on the ultraembedded riscv core with a byte-serial memory bus over the TT pins

    Verilog