Skip to content

Replace design variable f with w to avoid Ansys intrinsic variable co… - #30

Merged
sadda merged 3 commits into
mainfrom
16-replace-f-with-w
Sep 8, 2026
Merged

Replace design variable f with w to avoid Ansys intrinsic variable co…#30
sadda merged 3 commits into
mainfrom
16-replace-f-with-w

Commits

  1. Commits on Sep 4, 2026

  2. Commits on Sep 7, 2026

  3. Commits on Sep 8, 2026