cse332
Here are 8 public repositories matching this topic...
North South University - Computer Organization and Architecture
-
Updated
May 24, 2022
This is NSU CSE332 course's project that starts with learning about ISA, assembly language, advanced ALU, data path and control, pipelining in theory.
-
Updated
May 2, 2025 - Verilog
In CSE332L: Computer Organization and Architecture Lab, I completed an assignment involving several Verilog tasks, where I solved the problems using behavioral, dataflow, and gate-level modeling.
-
Updated
Apr 26, 2026 - Verilog
20-bit CPU | CSE332 | NSU | North South University | Computer Architecture Project
-
Updated
Dec 30, 2024 - Python
I have built a R-type and I-type datapath for a 16-bit system in logisim, featuring 16 bit data, 4-bit addressing (16 registers) and 16-bit instructions, where the ALU is capable of performing 8 operations. More descriptions are written inside the file
-
Updated
Apr 26, 2026
32-bit single-cycle CPU with control unit — Logisim simulation for Computer Organization & Architecture.
-
Updated
Sep 15, 2026
Add this topic to your repo
To associate your repository with the cse332 topic, visit your repo's landing page and select "manage topics."