Add Arm Neoverse V3/V3AE recognition

[ashuie]

Support the Arm Neoverse V3 and V3AE architecture.

Verified on a Neoverse V3 gv5 host:

• MIDR: 0x410fd841 (r0p1)
• L1 data: 64 KiB, 4-way
• L1 instruction: 64 KiB, 4-way
• private L2: 2048 KiB, 8-way per core

For reference: Adding Neoverse V2 support: #194

[meta-cla]

Hi @ashuie!

Thank you for your pull request and welcome to our community.

Action Required

In order to merge any pull request (code, docs, etc.), we require contributors to sign our Contributor License Agreement, and we don't seem to have one on file for you.

Process

In order for us to review and merge your suggested changes, please sign at https://code.facebook.com/cla. If you are contributing on behalf of someone else (eg your employer), the individual CLA may not be sufficient and your employer may need to sign the corporate CLA.

Once the CLA is signed, our tooling will perform checks and validations. Afterwards, the pull request will be tagged with CLA signed. The tagging process may take up to 1 hour after signing. Please give it that time before contacting us about it.

If you have received this in error or have any questions, please contact us at cla@meta.com. Thanks!

[meta-cla]

Thank you for signing our Contributor License Agreement. We can now accept your code for this (and any) Meta Open Source project. Thanks!

[Rohanjames1997]

@malfet @zhili03 @fbarchard - could you take a look at this PR? Thanks!

[nSircombe]

This will pick up V3 but miss V3AE. Could you add the MIDR for v3ae? (0x410FD830, I think - Implementor = 0x41, part = 0xD83).

see OpenMathLib/OpenBLAS#5759

[ashuie]

@nSircombe Thanks, I've added V3AE.

[Radu2k]

LGTM. Thank you! 🙂

[Radu2k]

Might want to update the PR body as well.

[aditew01]

Cc: @malfet @huydhn can you please help with the review

[fbarchard]

nit: Consider adding a unit test at the end of test/arm-cache.cc (line 2152) to exercise cpuinfo_arm_decode_cache for
cpuinfo_uarch_neoverse_v3 (0xD84) and V3AE (0xD83):

```cpp
TEST(ARM, neoverse_v3) {
    const struct cpuinfo_arm_chipset chipset = {
        .vendor = cpuinfo_arm_chipset_vendor_unknown,
        .series = cpuinfo_arm_chipset_series_unknown,
    };

    struct cpuinfo_cache l1i = {0};
    struct cpuinfo_cache l1d = {0};
    struct cpuinfo_cache l2 = {0};
    struct cpuinfo_cache l3 = {0};
    cpuinfo_arm_decode_cache(
        cpuinfo_uarch_neoverse_v3, 4, UINT32_C(0x410FD841), &chipset, 0, 4, &l1i, &l1d, &l2, &l3);

    EXPECT_EQ(64 * 1024, l1i.size);
    EXPECT_EQ(4, l1i.associativity);
    EXPECT_EQ(64, l1i.line_size);
    EXPECT_EQ(64 * 1024, l1d.size);
    EXPECT_EQ(4, l1d.associativity);
    EXPECT_EQ(64, l1d.line_size);
    EXPECT_EQ(1024 * 1024, l2.size);
    EXPECT_EQ(8, l2.associativity);
    EXPECT_EQ(64, l2.line_size);
    EXPECT_EQ(CPUINFO_CACHE_INCLUSIVE, l2.flags);
    EXPECT_EQ(0, l3.size);
}
```