Skip to content
View adityaamehra's full-sized avatar
:shipit:
Studying and having fun
:shipit:
Studying and having fun
27 followers · 21 following

Achievements

Achievement: YOLOAchievement: Pull Sharkx2Achievement: Pair ExtraordinaireAchievement: Quickdraw

Achievements

Achievement: YOLOAchievement: Pull Sharkx2Achievement: Pair ExtraordinaireAchievement: Quickdraw

Highlights

Organizations

@UGRA-IITBHU

Block or report adityaamehra

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
adityaamehra/README.md

Hi there 👋

Hey there! I’m Adityaa Mehra, an Electronics Engineering student at IIT (BHU), Varanasi. I’m super passionate about Artificial Intelligence and SW/HW Co-Design. These fields excite me, and I’m always exploring how they’ll shape the future of tech!

Pinned Loading

  1. FFT-tiny-tapeout FFT-tiny-tapeout Public

    The first succesfull tapeout from IIT(BHU)

    Python 1

  2. RV32IM-pipelined RV32IM-pipelined Public

    This is a basic 5 stage pipelined RV32IM based ISA following CPU core

    Verilog 7

  3. chip8-emulation chip8-emulation Public

    The chip8 emulation in pure C++.

    C++

  4. UGRA-IITBHU/OFDM-RTL UGRA-IITBHU/OFDM-RTL Public

    Verilog 4