Skip to content

[Draft] ADL enhancement - #26

Closed
uslsteen wants to merge 20 commits into
masterfrom
uslsteen/some-patches
Closed

uslsteen wants to merge 20 commits into
masterfrom
uslsteen/some-patches

Conversation

@uslsteen

Copy link
Copy Markdown
Collaborator

No description provided.

* Memory interfaces registration was supported
* Minor formatting
* :writeMem, :readMem statements were preserved for
native simulator gen (backward compatibility)
* Memory Interfaces (function names) were set as statement attributes
* TODO:
    * move cpu_state.rb into common part of the sim gen scripting

    * Memory Access implementations were temporarily
      placed into arch specific sim library cpu_state_ext.cc
* Sim Lira/Native targets were set up
* TODO: Sepearate directories serialization & codegen as follows:
     -- Protea/
	-- simgen/
	   -- generic/
	   -- native/
           -- lira/
	-- ir/
           -- native/
           -- lira/
* In addition to the previous map section, we propose ordered operand list
with specific map sections per-operand
* Removed string-driven programming in operand definition
* Operands was applied in "RISC-V/encoding.rb" description
- fetch LIRA as third-party dependency via CPM (release v0.1.1)
- drop vendored lib/lira; resolve lira/ requires via RUBYLIB
- fix encode snippet generation: shift fields by their low bit
  position (was MSB), emit correct const widths
- give getPC/setPC environment functions the 'pc' attribute
- add fence.i instruction to RV32I
- move pc into a dedicated 'Program Counter' register file
- relax Ruby/Python version requirements (>= semantics)
@uslsteen
uslsteen marked this pull request as draft October 27, 2026 12:56
@uslsteen uslsteen closed this Oct 27, 2026
@uslsteen
uslsteen deleted the uslsteen/some-patches branch October 28, 2026 15:59
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant