data(cpu): harvest Comet Lake LGA1200 engineering samples - #25
Merged
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
What & why
Slice 4 leftover Comet Lake / Rocket Lake / Ice Lake ES Q-specs after the Rocket Lake harvest. Fall-through search of slice 5 (Skylake-X / LGA2066) found no clean Q-spec with published cores.
Added (1 ES):
Skipped: QTB2 (clocks near retail K-SKU); QTB3 (threads unpublished); QV2U Rocket Lake 8C (threads unpublished); QV1K (near-retail clocks); QTP3/QTP4 (retail i3 model strings); QL2T Skylake-X (cores unpublished); Ice Lake-SP leaks without a Q-spec; QDF4; Panther Lake photos without a Q-spec.
QS count in this PR: 0.
Catalog: 140 -> 141 ES records.
Refs #1
Source
Checklist
python -m app.validatepasseses